In-development
Our Timing-sensitive signals constraint is currently in internal testing and not yet publicly available.
The timing-sensitive signals constraint enables precise control over signal delay and maximum delay skew within a set of signals for applications like HDMI and DDR.
