LogoLogo
  • Welcome to Quilter
  • Quickstart
  • About Quilter
    • Why we're building Quilter
    • Why should I use Quilter?
    • How does Quilter work?
    • What Quilter isn't
    • Current limitations
  • Using Quilter
    • Introduction
  • Design your schematic
  • Prepare your input board file
  • Upload your design files
  • Define physics constraints
  • Specify design parameters
  • Submit your layout job
  • Review layout candidates
  • Physics Constraints
    • Overview
  • Routing Constraints
    • High Current Nets
    • Timing-sensitive Signals
    • Single-ended Impedance Control
    • Differential Pairs
  • Placement Constraints
    • Bypass Capacitors
    • Crystal Oscillators
    • Switching Converters
  • Physics Rule Checks (PRCs)
    • Overview
    • Ground Plane Overlap
    • Invalid Width Span
    • Layer Switch Count
    • Length Mismatch
    • Overheated Length
    • Pin Distance
    • Trace Path Length
    • Uncoupled Spacing
  • Design Parameters
    • Overview
    • Fabrication Parameters
      • Fabricators
      • Stack-ups
      • Fabrication rules
  • Placement Parameters
    • Pre-placed components
    • Placement regions
    • Single-sided placement
  • Routing Parameters
    • Pre-routed traces
    • Preserved pours
    • Keepouts
    • Net Widths
  • Candidate Review
    • Overview
    • Job details
    • Candidate details
    • Filtering
    • Sorting
    • Detail view
  • Reviewing PRCs
  • Job Actions
  • Downloading candidates
Powered by GitBook
On this page

Was this helpful?

Export as PDF

Routing Constraints

Overview of routing constraints available in Quilter

PreviousOverviewNextHigh Current Nets

Last updated 10 days ago

Was this helpful?

These constraints govern the length, width, and relative placement of traces.

Constraint
Details
Automatic?

Design high-current nets as traces with a specified width or as copper pours.

Automatically detected

Generate differential pairs with controlled lengths and impedances for high-speed digital signals.

Automatically detected

Impedance-controlled nets for RF nets or other fast, long, or sensitive traces.

Manual

Length matching for timing-sensitive interfaces such as DDR memory

Manual

High Current Nets
Differential Pairs
Single-ended Impedance Control
Timing-sensitive Signals