LogoLogo
  • Welcome to Quilter
  • Quickstart
  • About Quilter
    • Why we're building Quilter
    • Why should I use Quilter?
    • How does Quilter work?
    • What Quilter isn't
    • Current limitations
  • Using Quilter
    • Introduction
  • Design your schematic
  • Prepare your input board file
  • Upload your design files
  • Define physics constraints
  • Specify design parameters
  • Submit your layout job
  • Review layout candidates
  • Physics Constraints
    • Overview
  • Routing Constraints
    • High Current Nets
    • Timing-sensitive Signals
    • Single-ended Impedance Control
    • Differential Pairs
  • Placement Constraints
    • Bypass Capacitors
    • Crystal Oscillators
    • Switching Converters
  • Physics Rule Checks (PRCs)
    • Overview
    • Ground Plane Overlap
    • Invalid Width Span
    • Layer Switch Count
    • Length Mismatch
    • Overheated Length
    • Pin Distance
    • Trace Path Length
    • Uncoupled Spacing
  • Design Parameters
    • Overview
    • Fabrication Parameters
      • Fabricators
      • Stack-ups
      • Fabrication rules
  • Placement Parameters
    • Pre-placed components
    • Placement regions
    • Single-sided placement
  • Routing Parameters
    • Pre-routed traces
    • Preserved pours
    • Keepouts
    • Net Widths
  • Candidate Review
    • Overview
    • Job details
    • Candidate details
    • Filtering
    • Sorting
    • Detail view
  • Reviewing PRCs
  • Job Actions
  • Downloading candidates
Powered by GitBook
On this page
  • Automatic Detection
  • Constraint details
  • Physics Rule Checks

Was this helpful?

Export as PDF
  1. Routing Constraints

Single-ended Impedance Control

Details on specifying and validating single-ended impedance-controlled nets, including supported impedances and calculation methods.

PreviousTiming-sensitive SignalsNextDifferential Pairs

Last updated 10 days ago

Was this helpful?

This constraint enables impedance-controlled routing for RF nets and other fast, long, or sensitive traces.

Automatic Detection

  • Currently, single-ended impedance nets can only be entered manually.

Constraint details

Single-ended impedance control can be applied to nets in the "Single Ended Impedance Signals" section of Circuit Comprehension. You can add them one at a time, match them using regex, or apply a netclass.

To define a high current net constraint, you need to fill in the following fields:

  1. Net name

  2. Target impedance (we currently support 50Ω and 75Ω)

  3. Signal frequency (GHz)

Quilter will automatically perform the impedance control calculations that take into account the specified stack-up's material properties to determine the correct trace width necessary to achieve the specified impedance within a tolerance of 5%.

Physics Rule Checks

The following PRCs validate this constraint after compilation:

Ground Plane Overlap determines if the ground plane below net traces overlaps at all relevant points.

Invalid Width Span determines the length of trace paths in a net are outside of an acceptable tolerance threshold. A trace segment has an “invalid width” if its width is outside of a 10% tolerance when compared to the nominal value.